Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Inspection plan optimization based on layout attributes and process variance

Inspection plan optimization based on layout attributes and process variance

US Patent 7739065 · Granted Jun 15, 2010

Estimated economic value: $1,544,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Collaborative learning model for semiconductor applications2024
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
Method for processing a semiconductor wafer using non-contact electrical measure2020
IC with test structures embedded within a contiguous standard cell area2020
Process for making semiconductor dies, chips, and wafers using in-line measureme2020
Methods for processing a semiconductor wafer using non-contact electrical measur2019
Integrated circuit containing first and second DOEs of standard Cell Compatible,2019