Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SET and SEGR resistant delay cell and delay line for Power-On Reset circuit applications

SET and SEGR resistant delay cell and delay line for Power-On Reset circuit applications

US Patent 7733146 · Granted Jun 8, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit shielding technique utilizing stacked die technology incorpor2017
Method for concurrent system management and error detection and correction reque2016
Integrated circuit shielding technique utilizing stacked die technology incorpor2015
Independent orthogonal error correction and detection2014
Temperature insensitive reference circuit for use in a voltage detection circuit2010
Radiation hardened logic circuit2008
Five volt tolerant and fail safe input scheme using source follower configuratio2004
Five volt tolerant input scheme using a switched CMOS pass gate2004
Multi-phase edge rate control for SCSI LVD2003
Integrated inductor in semiconductor manufacturing2003
Method and apparatus for a wafer level system2001
Method for manufacturing a monitor element1996