Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Trimmable delay locked loop circuitry with improved initialization characteristics

Trimmable delay locked loop circuitry with improved initialization characteristics

US Patent 7728639 · Granted Jun 1, 2010

Estimated economic value: $3,541,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Divided clock control2025
Error control for memory device2025
Pulse detection in microelectronic devices, and related devices, systems, and me2024
Systems and techniques for jitter reduction2024
On-chip device testing circuit that generates noise on power bus of memory devic2024
Error correction bit flipping scheme2023
Time to digital circuitry with error protection scheme2023
Glitch detection in microelectronic devices, and related devices, systems, and m2023
Extended error detection for a memory device2023
Memory devices implementing data-access schemes for digit lines proximate to edg2022
Deterministic jitter generator with controllable probability distribution2022
Error correction code scrub scheme2022