Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for implementing edge optimization on an integrated circuit design

Method and system for implementing edge optimization on an integrated circuit design

US Patent 7721235 · Granted May 18, 2010

Estimated economic value: $3,367,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D chip with shared clock distribution network2024
3D chip with shared clock distribution network2023
Systems and methods for inter-die block level design2021
Resolving a query to a database by transmitting identifiers of objects satisfyin2021
Face-to-face mounted IC dies with orthogonal top interconnect layers2021
3D chip sharing power circuit2020
Systems and methods for inter-die block level design2020
3D chip sharing clock interconnect layer2020
Face-to-face mounted IC dies with orthogonal top interconnect layers2020
Mechanism and method to implement a reader mechanism for a container-based monit2014
Mechanism and method to implement a reader mechanism for a container-based monit2014
Method and mechanism for implementing extraction for an integrated circuit desig2014