Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for handling assertion libraries in functional verification

Method and system for handling assertion libraries in functional verification

US Patent 7712060 · Granted May 4, 2010

Estimated economic value: $2,521,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating multiple internet protocol (IP) addresses in wireless network2024
HTML element based rendering supporting interactive objects2024
Internet protocol schema generation2023
Internet protocol address generation2023
Efficient mechanism for interactive fault analysis in formal verification enviro2021
Using runtime information from solvers to measure quality of formal verification2020
Efficient mechanism of fault qualification using formal verification2020
Method and apparatus for securely executing multiple actions using less than a c2015
Adaptive deadend avoidance in constrained simulation2014
Automated debugging method for over-constrained circuit verification environment2012
Automated debugging method and system for over-constrained circuit verification 2012
Method for providing information associated with an over-constrained event in ve2012