Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating a field-effect transistor with self-aligned gates

Process for fabricating a field-effect transistor with self-aligned gates

US Patent 7709332 · Granted May 4, 2010

Estimated economic value: $5,132,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Architecture with stacked N and P transistors with a channel structure formed of2025
Image sensor formed in sequential 3D technology2024
Architecture of N and P transistors superposed with canal structure formed of na2021
Method for fabricating an improved field effect device2018
Method and device for the preparation and optical analysis of a solid sample sub2018
Manufacturing of self aligned interconnection elements for 3D integrated circuit2017
Method for making a three dimensional integrated electronic circuit2017
Fabrication method of an improved field effect device2016
Manufacturing method for a device with transistors strained by silicidation of s2015
Method of producing a three-dimensional integrated circuit2014
Method of producing a device with transistors strained by means of an external l2014
Method for optical characterisation2012