Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated testing apparatus, systems, and methods

Integrated testing apparatus, systems, and methods

US Patent 7707473 · Granted Apr 27, 2010

Estimated economic value: $5,377,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Information broadcast techniques for stacked memory architectures2025
Memory die fault detection using a calibration pin2025
Switched interface stacked-die memory architecture2019
Switched interface stacked-die memory architecture2018
Switched interface stacked-die memory architecture2018
Multi-serial interface stacked-die memory architecture2016
Memory systems and methods for controlling the timing of receiving read data2016
Switched interface for stacked-die memory architecture with redundancy for subst2016
Memory system and method using stacked memory device dice, and system using the 2016
Method and apparatus for repairing high capacity/high bandwidth memory devices2015
System and method for read synchronization of memory modules2014
Multi-serial interface stacked-die memory architecture2014