Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable, high-performance, global interconnect scheme for multi-threaded, multiprocessing system-on-a-chip network processor unit

Scalable, high-performance, global interconnect scheme for multi-threaded, multiprocessing system-on-a-chip network processor unit

US Patent 7707266 · Granted Apr 27, 2010

Estimated economic value: $12,857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Boot initialization without home node involvement2025
Heterogeneous ML accelerator cluster with flexible system resource balance2025
Memory thin provisioning using memory pools2025
Cache locality when using repurposed cache memory2025
Virtual wire protocol for transmitting side band channels2025
Removable and low insertion force connector system2025
Memory hub providing cache coherency protocol system method for multiple process2024
Node identification allocation in a multi-tile system with multiple derivatives2024
Memory striping approach that interleaves sub protected data words2024
System device aggregation in a liquid cooling environment2024
Technologies for switching network traffic in a data center2024
Three dimensional circuit systems and methods having memory hierarchies2023