Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a MOSFET having doped epitaxially grown source/drain region on recessed substrate

Method of fabricating a MOSFET having doped epitaxially grown source/drain region on recessed substrate

US Patent 7696051 · Granted Apr 13, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pretension and tensile impact test apparatus capable of simulating full-sea-dept2025
Testing device for simulating frictional wear behaviors of threaded joint of dri2025
Semiconductor device, method of manufacturing the semiconductor device, flip chi2013
Semiconductor device, method of manufacturing the semiconductor device, flip chi2012
Method of correcting a design pattern for an integrated circuit and an apparatus2010
Trench isolation type semiconductor device which prevents a recess from being fo2010
Semiconductor integrated circuit device and method of manufacturing the same2010
Methods for identifying an allowable process margin for integrated circuits2010
Method of fabricating multi-gate transistor and multi-gate transistor fabricated2009
Nonvolatile memory device, method of fabricating and method of operating the sam2009
Semiconductor devices and methods of fabricating the same2009
Trench isolation type semiconductor device and related method of manufacture2009