Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Providing memory test patterns for DLL calibration

Providing memory test patterns for DLL calibration

US Patent 7694202 · Granted Apr 6, 2010

Estimated economic value: $3,801,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Channel skewing2017
Channel skewing2015
Programmable on-chip logic analyzer apparatus, systems, and methods2013
Channel skewing2013
Programmable on-chip logic analyzer apparatus, systems, and methods2011
Integrated testing apparatus, systems, and methods2010
System and method for dynamic buffer allocation2009
Generation of memory test patterns for DLL calibration2008
Memory controllers having pins with selectable functionality2006
Methods and apparatus for signal processing2004
Dynamic buffer allocation for a computer system2003
Apparatus for flexibly allocating request/grant pins between multiple bus contro2002