Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generation of memory test patterns for DLL calibration

Generation of memory test patterns for DLL calibration

US Patent 7444559 · Granted Oct 28, 2008

Estimated economic value: $1,200,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for coupling a plurality of semiconductor devices2025
Channel modulation for a memory device2025
Memory device interface and method2025
Memory device interface and method2025
Multiple register clock driver loaded memory subsystem2025
Apparatuses and methods for coupling a plurality of semiconductor devices2024
Memory device interface and method2024
Channel modulation for a memory device2024
Memory subsystem register clock driver clock teeing2024
Apparatuses and methods for coupling a plurality of semiconductor devices2023
Apparatuses and methods for encoding and decoding of signal lines for multi-leve2023
Multiple register clock driver loaded memory subsystem2023