Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple register clock driver loaded memory subsystem

Multiple register clock driver loaded memory subsystem

US Patent 11797229 · Granted Oct 24, 2023

Estimated economic value: $15,333,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Crosstalk cancellation for signal lines2025
Apparatuses and methods for coupling a plurality of semiconductor devices2025
Apparatuses and methods for coupling a plurality of semiconductor devices2025
Apparatuses and methods for coupling a plurality of semiconductor devices2025
Channel modulation for a memory device2025
Channel modulation for a memory device2025
Apparatuses including ball grid arrays and associated systems2025
Memory device interface and method2025
Memory device interface and method2025
Communicating data with stacked memory dies2025
Memory device interface and method2025
Memory device interface and method2025