{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for generating a output clock signal having a output cycle and a device having a clock signal generating capabilities", "item": "https://www.patentleaderboard.com/patent/7688127"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for generating a output clock signal having a output cycle and a device having a clock signal generating capabilities

US Patent 7688127 · Granted Mar 30, 2010

Assignee

Inventors

View full patent text on Google Patents →