Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing FIFOs using time-multiplexed memory in an integrated circuit

Method and apparatus for implementing FIFOs using time-multiplexed memory in an integrated circuit

US Patent 7684278 · Granted Mar 23, 2010

Estimated economic value: $2,877,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High performance trace offload circuit architecture2025
Data processing array event trace and profiling using processor system executed 2025
Data processing array event trace customization, offload, and analysis2025
Implementation-tuned architecture for neural network processing in a learned tra2025
Learning neural networks of programmable device blocks directly with backpropaga2024
Data processing engine arrangement in a device2024
Circular buffer architecture using local memories with limited resources2024
Error aware module redundancy for machine learning2024
High-throughput regular expression processing with capture using an integrated c2024
Architecture optimized training of neural networks2023
Data processing engine arrangement in a device2023
Data mover circuitry for N-dimensional data in an integrated circuit2022