Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bonding method for through-silicon-via based 3D wafer stacking

Bonding method for through-silicon-via based 3D wafer stacking

US Patent 7683459 · Granted Mar 23, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fill light2025
Semiconductor device package and method of manufacturing the same2023
Semiconductor chip with through-silicon-via and sidewall pad2014
Methods of making an electronic component package and semiconductor chip package2012
Electronic package with stacked modules with channels passing through metal laye2012
Pulse-laser bonding method for through-silicon-via based stacking of electronic 2012
Pulse-laser bonding method for through-silicon-via based stacking of electronic 2012
Bonding method for through-silicon-via based 3D wafer stacking2011
IC packages with internal heat dissipation structures2011
Piezoelectric module for energy harvesting, such as in a tire pressure monitorin2011
Apparatus and method for generating electricity using piezoelectric material2011
Substrate warpage-reducing structure2011