Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for integrated circuit clock signal manipulation to facilitate functional and speed test

Techniques for integrated circuit clock signal manipulation to facilitate functional and speed test

US Patent 7681099 · Granted Mar 16, 2010

Estimated economic value: $8,771,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Autonomous driving system component fault prediction2025
Autonomous driving system component fault prediction2025
Parallel processing system runtime state reload2024
Autonomous driving controller encrypted communications2023
Autonomous driving system component fault prediction2023
Autonomous driving system component fault prediction2023
Parallel processing system runtime state reload2022
Autonomous driving controller encrypted communications2021
Clock sprinklers for a system on a chip2021
Frame2020
Parallel processing system runtime state reload2020
Scan or JTAG controllable capture clock generation2018