Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ultra low voltage, low leakage, high density, variation tolerant memory bit cells

Ultra low voltage, low leakage, high density, variation tolerant memory bit cells

US Patent 7656702 · Granted Feb 2, 2010

Estimated economic value: $16,667,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for temperature-constrained frequency control and schedulin2025
Fast dynamic capacitance, frequency, and/or voltage throttling apparatus and met2022
Keeper circuit2013
Method and system to lower the minimum operating voltage of register files2012
Method and apparatus for reducing leakage in bit lines of a memory device2011
Carry-skip adder having merged carry-skip cells with sum cells2009
Sparse tree adder circuit2009
Adder circuit with sense-amplifier multiplexer front-end2008
Single stage level restore circuit with hold functionality2007
Ratioed logic circuits with contention interrupt2007
Leakage tolerant register file2006
Single stage, level restore circuit with mixed signal inputs2005