Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sparse tree adder circuit

Sparse tree adder circuit

US Patent 7509368 · Granted Mar 24, 2009

Estimated economic value: $27,396,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Side-channel resistant multiplicatively masked encryption engine with zero-value2025
Multi-height interconnect trenches for resistance and capacitance optimization2025
Fine-grained bitcoin engine deactivation for yield recovery, performance, and/or2025
Technologies for memory and I/O efficient operations on homomorphically encrypte2025
Apparatus and method for temperature-constrained frequency control and schedulin2025
Instructions and logic to perform floating point and integer operations for mach2025
Instructions and logic to perform floating point and integer operations for mach2025
Instructions and logic to perform floating point and integer operations for mach2024
Instructions and logic to perform floating point and integer operations for mach2024
Low latency post-quantum signature verification for fast secure-boot2024
Time and frequency domain side-channel leakage suppression using integrated volt2024
Instructions and logic to perform floating point and integer operations for mach2024