Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Time and frequency domain side-channel leakage suppression using integrated voltage regulator cascaded with runtime crypto arithmetic transformations

Time and frequency domain side-channel leakage suppression using integrated voltage regulator cascaded with runtime crypto arithmetic transformations

US Patent 12047485 · Granted Jul 23, 2024

Estimated economic value: $20,446,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Side-channel resistant multiplicatively masked encryption engine with zero-value2025
Side-channel resistant multiplicatively masked encryption engine with zero-value2025
LSTM circuit with selective input computation2025
DVR with pulsed control and gradual NLC2025
Voltage regulator with binary search and linear control2025
Fine-grained bitcoin engine deactivation for yield recovery, performance, and/or2025
Fine-grained bitcoin engine deactivation for yield recovery, performance, and/or2025
Technologies for memory and I/O efficient operations on homomorphically encrypte2025
Technologies for memory and I/O efficient operations on homomorphically encrypte2025
Technologies for memory and I/O efficient operations on homomorphically encrypte2025
Validation of a robotic manipulation event based on a classifier2025
Computational current sensor2025