Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test algorithm selection in memory built-in self test controller

Test algorithm selection in memory built-in self test controller

US Patent 7653845 · Granted Jan 26, 2010

Estimated economic value: $13,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Early development of a database of fail signatures for systematic defects in int2019
Feed-forward for silicon inspections (DFM2CFM : design to silicon) and feed-back2018
Metal line layout based on line shifting2018
Test apparatus for generating reference scan chain test data and test system2018
Apparatus for determining a number of successive equal bits preceding an edge wi2015
Method and apparatus for finish machining ball tracks in a nut of a ball drive2014
Semantic activity awareness2013
Centralized MBIST failure information2013
At-speed bitmapping in a memory built-in self-test by locking an N-TH failure2012
Multicore chip test2010
Storing multicore chip test data2010
Device and method for converting an optical frequency2008