Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › At-speed bitmapping in a memory built-in self-test by locking an N-TH failure

At-speed bitmapping in a memory built-in self-test by locking an N-TH failure

US Patent 8307249 · Granted Nov 6, 2012

Estimated economic value: $1,379,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to protect code processed by an embedded micro-processor ag2022
Test apparatus for generating reference scan chain test data and test system2018
Circuit and method for software tracing2016
Finite state machine for system management2016
Latency detection in a memory built-in self-test by using a ping signal2016
Apparatus for determining a number of successive equal bits preceding an edge wi2015
Circuitry system and method for connecting synchronous clock domains of the circ2014
Method and arrangement for streaming data profiling2014
Integrated circuit with memory built-in self test (MBIST) circuitry having enhan2014
Latency detection in a memory built-in self-test by using a ping signal2013
USB on-the-go controller2012
Multicore chip test2010