Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing layout printability effects on semiconductor device performance

Method for reducing layout printability effects on semiconductor device performance

US Patent 7644388 · Granted Jan 5, 2010

Estimated economic value: $1,643,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded system to characterize BTI degradation effects in MOSFETs2025
Methods and systems for using digital signatures to create trusted digital asset2023
Methods and systems for using digital signatures to create trusted digital asset2022
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
Methods and systems for using digital signatures to create trusted digital asset2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
Test structures for measuring silicon thickness in fully depleted silicon-on-ins2020
Method for processing a semiconductor wafer using non-contact electrical measure2020