Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Jitter tolerant delay-locked loop circuit

Jitter tolerant delay-locked loop circuit

US Patent 7620839 · Granted Nov 17, 2009

Estimated economic value: $2,724,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Key provisioning systems and methods for programmable logic devices2025
Secure boot systems and methods for programmable logic devices2025
Fast boot systems and methods for programmable logic devices2024
Failure characterization systems and methods for erasing and debugging programma2024
Asset management systems and methods for programmable logic devices2024
Fast boot systems and methods for programmable logic devices2023
Fast boot systems and methods for programmable logic devices2023
Fast boot systems and methods for programmable logic devices2021
Single event upset immune flip-flop utilizing a small-area highly resistive elem2020
Highly secure and extensive scan testing of integrated circuits2015
Serializer with multiple stages2014
Variable response mode for synchronous data read2014