Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple erase block tagging in a flash memory device

Multiple erase block tagging in a flash memory device

US Patent 7620768 · Granted Nov 17, 2009

Estimated economic value: $4,692,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for reducing pin-count of memory devices, and memory device te2014
Placing integrated circuits into low voltage mode for standby purposes2014
System and method for reducing pin-count of memory devices, and memory device te2013
Method and system for placing integrated circuits into predominantly ultra-low v2012
Memory block testing2012
System and method for reducing pin-count of memory devices, and memory device te2011
Input/output compression and pin reduction in an integrated circuit2011
Input/output compression and pin reduction in an integrated circuit2010
Memory block testing2009
System and method for reducing pin-count of memory devices, and memory device te2009
Die based trimming2009
Integrated circuit design using charge pump modeling2009