Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate-level netlist reduction for simulating target modules of a design

Gate-level netlist reduction for simulating target modules of a design

US Patent 7606692 · Granted Oct 20, 2009

Estimated economic value: $14,074,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methodology for debugging RTL simulations of processor based system on chip2008
Method and a device for testing electronic memory devices2007
Nonvolatile memory device, in particular a flash-EEPROM2002
Circuit for discharging a negative potential node to ground, including control o2001
Method and a related circuit for adjusting the duration of a synchronization sig2001
Electronic circuit for generating a stable voltage signal for polarizing during 2001
Method and circuit for reading low-supply-voltage nonvolatile memory cells2000
Line decoder for memory devices2000
Switching circuit having an output voltage varying between a reference voltage a2000
Line decoder for memory devices2000
Band-gap reference voltage generator1999
Single-cell reference signal generating circuit for reading nonvolatile memory1999