Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology for debugging RTL simulations of processor based system on chip

Methodology for debugging RTL simulations of processor based system on chip

US Patent 7409602 · Granted Aug 5, 2008

Estimated economic value: $5,650,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate-level netlist reduction for simulating target modules of a design2009