Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming an integrated circuit having a device wafer with a diffused doped backside layer

Method of forming an integrated circuit having a device wafer with a diffused doped backside layer

US Patent 7605052 · Granted Oct 20, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

PMOS depletable drain extension made from NMOS dual depletable drain extensions2015
Base for a NPN bipolar transistor2015
Method of manufacturing a MOSFET structure2014
Method of manufacturing a MOSFET structure2014
PMOS depletable drain extension made from NMOS dual depletable drain extensions2013
Bipolar method and structure having improved BVCEO/RCS trade-off made with deple2013
Integrated process for thin film resistors with silicides2012
Integrated process for thin film resistors with silicides2012
Bipolar method and structure having improved BVCEO/RCS trade-off made with deple2011
Depletable cathode low charge storage diode2011
PMOS depletable drain extension made from NMOS dual depletable drain extensions2010
Semiconductor device with a reduced mask count buried layer2010