Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method to reduce jitter

System and method to reduce jitter

US Patent 7599458 · Granted Oct 6, 2009

Estimated economic value: $44,193,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable multiple-die graphics processing unit2025
Platform power manager for rack level power and thermal constraints2025
Platform power manager for rack level power and thermal constraints2025
Arrangement and thermal management of 3D stacked dies2025
Refreshing displays using on-die cache2024
Performance management during power supply voltage droop2024
GPU chiplets using high bandwidth crosslinks2023
Platform power manager for rack level power and thermal constraints2023
Platform power manager for rack level power and thermal constraints2023
Mission mode Vmin prediction and calibration2022
Arrangement and thermal management of 3D stacked dies2021
Arrangement and thermal management of 3D stacked dies2021