Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architected register file system utilizes status and control registers to control read/write operations between threads

Architected register file system utilizes status and control registers to control read/write operations between threads

US Patent 7596682 · Granted Sep 29, 2009

Estimated economic value: $20,008,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Accelerator architecture on a programmable platform2023
Accelerator architecture on a programmable platform2018
Power throttling queue2016
Dynamic re-configuration for low power in a data processor2015
Generating a flush vector from a first execution unit directly to every other ex2011
Power throttling apparatus2011
Method and apparatus for delaying a load miss flush until issuing the dependent 2011
Time-of-life counter for handling instruction flushes from a queue2011
Handling data cache misses out-of-order for asynchronous pipelines2011
Queue design system supporting dependency checking and issue for SIMD instructio2010
Load address dependency mechanism system and method in a high frequency, low pow2010
Dynamic power management in a processor design2010