Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reduction techniques for components in integrated circuits by assigning inputs to a plurality of ports based on power consumption ratings

Power reduction techniques for components in integrated circuits by assigning inputs to a plurality of ports based on power consumption ratings

US Patent 7587620 · Granted Sep 8, 2009

Estimated economic value: $3,731,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

M/A for compiling parallel program having barrier synchronization for programmab2020
Method and apparatus for deriving signal activities for power analysis and optim2019
Metastability-hardened synchronization circuit2017
Method and apparatus for protecting, optimizing, and reporting synchronizers2016
Power-aware RAM processing2016
Method and apparatus for deriving signal activities for power analysis and optim2014
Method and apparatus for protecting, optimizing, and reporting synchronizers2014
Systems and methods for optimizing placement and routing2013
Method and apparatus for deriving signal activities for power analysis and optim2012
Power reduction techniques for components in integrated circuits2011
Power reduction techniques for components in integrated circuits2011
Method and apparatus for compiling programmable logic device configurations2011