Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance, low power, dynamically latched up/down counter

High performance, low power, dynamically latched up/down counter

US Patent 7587020 · Granted Sep 8, 2009

Estimated economic value: $16,659,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fused booth encoder multiplexer2016
Bit cell write-assistance2016
Methods and apparatus for varying a supply voltage or reference voltage using in2015
Test structure and methodology for three-dimensional semiconductor structures2014
Automated critical area allocation in a physical synthesized hierarchical design2014
Test structure for characterizing multi-port static random access memory and reg2013
Structure for high density stable static random access memory2013
Test structure and methodology for three-dimensional semiconductor structures2012
System and method for implementing simplified arithmetic logic unit processing o2012
Test structure for characterizing multi-port static random access memory and reg2012
Fused booth encoder multiplexer2012
High density stable static random access memory2012