| 8086977 |
Design Structure for switching digital circuit clock net driver without losing clock pulses |
Kirk E. Morrow, John C. Schiff, Glen A. Wiedemeier |
2011-12-27 |
| 7752480 |
System and method for switching digital circuit clock net driver without losing clock pulses |
Kirk E. Morrow, John C. Schiff, Glen A. Wiedemeier |
2010-07-06 |
| 7587020 |
High performance, low power, dynamically latched up/down counter |
Trong V. Luong, Hung C. Ngo, Peter Juergen Klim |
2009-09-08 |
| 7557616 |
Limited switch dynamic logic cell based register |
Peter Juergen Klim, Trong V. Luong, Abraham R. Matthews |
2009-07-07 |
| 7525393 |
Digital frequency multiplier circuit |
Hung C. Ngo, Fadi H. Gebara, Trong V. Luong |
2009-04-28 |
| 7414436 |
Limited switch dynamic logic cell based register |
Peter Juergen Klim, Trong V. Luong, Abraham Mathews |
2008-08-19 |
| 7276932 |
Power-gating cell for virtual power rail control |
Jente B. Kuang, Hung C. Ngo, Kevin John Nowka |
2007-10-02 |
