Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to lower operating voltages for memory arrays using error correcting codes

Method and apparatus to lower operating voltages for memory arrays using error correcting codes

US Patent 7581154 · Granted Aug 25, 2009

Estimated economic value: $20,594,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked semiconductor die architecture with multiple layers of disaggregation2025
Surface modification control stations and methods in a globally distributed arra2025
Dual loop voltage regulator2024
Power-forwarding bridge for inter-chip data signal transfer2024
System and method for dynamically balancing power from distributed power sources2024
Stacked semiconductor die architecture with multiple layers of disaggregation2024
Surface modification control stations and methods in a globally distributed arra2023
Context aware selective backlighting techniques2023
Stacked semiconductor die architecture with multiple layers of disaggregation2023
System and method for dynamic balancing power in a battery pack2023
Digitally coordinated dynamically adaptable clock and voltage supply apparatus a2022
Voltage regulator circuit with parallel arrangement of discontinuous conduction 2022