Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for a memory device having a power down mode and method

System for a memory device having a power down mode and method

US Patent 7581121 · Granted Aug 25, 2009

Estimated economic value: $22,405,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic random access memory (DRAM) component for high-performance, high-capacit2025
Memory system with cached memory module operations2025
Flexible metadata allocation and caching2025
Memory system topologies including a memory die stack2025
Memory system topologies including a memory die stack2025
Memory system with activate-leveling method2025
Securing dynamic random access memory (DRAM) contents to non-volatile in a persi2025
Dynamically configurable memory error control schemes2025
Memory error detection2025
High-performance, high-capacity memory systems and modules2025
High-performance, high-capacity memory systems and modules2025
Compressed memory buffer device2025