Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data register with efficient erase, program verify, and direct bit-line memory access features

Data register with efficient erase, program verify, and direct bit-line memory access features

US Patent 7580291 · Granted Aug 25, 2009

Estimated economic value: $14,845,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Redundancy scheme in memory2009
Nonvolatile semiconductor memory apparatus2008
Dual stage voltage regulation circuit2007
Memory architecture with enhanced over-erase tolerant control gate scheme2007
Simultaneous external read operation during internal programming in a flash memo2007
Dual stage voltage regulation circuit2006
Direct memory access interface in integrated circuits2006
Sense amplifier with configurable voltage swing control2004
Circuit and method for reading a memory cell that can store multiple bits of dat2003
Sense amplifier with improved latching2003
Clock circuit for reading a multilevel non volatile memory cells device1999
Reading circuit for multilevel non volatile memory cell devices1998