Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reading circuit for multilevel non volatile memory cell devices

Reading circuit for multilevel non volatile memory cell devices

US Patent 5838612 · Granted Nov 17, 1998

Estimated economic value: $10,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single-ended phase-change memory device and reading method2021
Apparatus and methods including a bipolar junction transistor coupled to a strin2020
Phase change memory device2019
Refresh architecture and algorithm for non-volatile memories2019
Apparatus and methods including a bipolar junction transistor coupled to a strin2019
Radioisotope power source embedded in electronic devices2018
Refresh architecture and algorithm for non-volatile memories2018
System and method for a multistage operational amplifier2018
Phase change memory device2017
Apparatus and methods including a bipolar junction transistor coupled to a strin2017
Refresh architecture and algorithm for non-volatile memories2017
Resistance variable memory sensing2016