Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory architecture with enhanced over-erase tolerant control gate scheme

Memory architecture with enhanced over-erase tolerant control gate scheme

US Patent 7180779 · Granted Feb 20, 2007

Estimated economic value: $4,672,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vehicle chassis crossmember apparatuses and methods thereof2025
Method to operate the devices for real estate showings2025
ReRAM memory array that includes ReRAM memory cells having a ReRAM device and tw2024
Selectively cross-coupled inverters, and related devices, systems, and methods2023
Method for erasing a ReRAM memory cell2022
SEU stabilized memory cells2021
ReRAM memory cell having dual word line control2021
ReRAM programming method including low-current pre-programming for program time 2020
Transparent and efficient multi-destination TCP communications based on bit inde2020
Transparent and efficient multi-destination TCP communications based on bit inde2018
Unity gain voltage buffer with dual supply voltage for managing current consumpt2010
Redundancy scheme in memory2009