Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing phase offsets in a phase detector

Reducing phase offsets in a phase detector

US Patent 7577224 · Granted Aug 18, 2009

Estimated economic value: $6,008,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fail safe clock buffer and clock generator2019
Higher-order phase noise modulator to reduce spurs and quantization noise2015
Interpolative divider linearity enhancement techniques2014
Mutual inductance circuits2014
Sigma-delta modulation with reduction of spurs using a dither signal2013
PLL using interpolative divider as digitally controlled oscillator2013
Calibrating a phase detector and analog-to-digital converter offset and gain2012
Calibrating a phase detector and analog-to-digital converter offset and gain2009
Data cleaning with an asynchronous reference clock2009
Robust false locking prevention in referenceless frequency acquisition2008
Input buffer2008
Determining signal quality and selecting a slice level via a forbidden zone2007