Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fail safe clock buffer and clock generator

Fail safe clock buffer and clock generator

US Patent 10320509 · Granted Jun 11, 2019

Estimated economic value: $8,408,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sub-sampled based instrument noise correction for jitter measurements2024
Spread spectrum clocking for sensor interface2024
Instrument noise correction for jitter measurements2023
Dilatable balloon catheter2022
Dual path timing wander removal2018
Dual path timing jitter removal2017
Accurate frequency control using a MEMS-based oscillator2017
Isolated serializer-deserializer2015
Higher-order phase noise modulator to reduce spurs and quantization noise2015
Time-interleaved digital-to-time converter2014
Frequency synthesizer with hit-less transitions between frequency- and phase-loc2014
Transmitter having a programmable amplifier operating class2014