Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a floating gate memory with polysilicon local interconnects

Method for forming a floating gate memory with polysilicon local interconnects

US Patent 7569468 · Granted Aug 4, 2009

Estimated economic value: $6,100,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Signal sensing device2025
Elevationally-extending transistors, devices comprising elevationally-extending 2025
Devices including stair step structures, and related memory devices and electron2024
Hybrid memory device using different types of capacitors2023
Semiconductor devices comprising transistors having increased threshold voltage 2023
Array of capacitors, an array of memory cells, a method of forming an array of c2023
Memory cells2023
Tool for bone implant2023
Transistors, memory cells and semiconductor constructions2023
Cross-point memory compensation2023
Memory cell imprint avoidance2022
Tool for bone implant2022