Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Density-based layer filler for integrated circuit design

Density-based layer filler for integrated circuit design

US Patent 7565638 · Granted Jul 21, 2009

Estimated economic value: $11,197,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fullchip functional equivalency and physical verification2008
Integrated circuit binning and layout design system2008
Clock skew verification methodology for grid-based design2005
System and method for topology based noise estimation of submicron integrated ci2003