{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Fullchip functional equivalency and physical verification", "item": "https://www.patentleaderboard.com/patent/7404161"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fullchip functional equivalency and physical verification

Fullchip functional equivalency and physical verification

US Patent 7404161 · Granted Jul 22, 2008

Estimated economic value: $14,987,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Density-based layer filler for integrated circuit design2009
Converging repeater methodology for channel-limited SOC microprocessors2009
Predictable repeater routing in an integrated circuit design2009
Integrated circuit binning and layout design system2008
Integrated circuit binning and layout design system2008
Clock skew verification methodology for grid-based design2005
System and method for topology based noise estimation of submicron integrated ci2003