Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing a memory device with compressed data using a single output

Method and apparatus for testing a memory device with compressed data using a single output

US Patent 7562268 · Granted Jul 14, 2009

Estimated economic value: $3,519,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing fuse configurations in semiconductor devices2021
Testing fuse configurations in semiconductor devices2019
Testing fuse configurations in semiconductor devices2017
Testing fuse configurations in semiconductor devices2014
Hybrid MRAM array structure and operation2013
Hybrid MRAM array structure and operation2012
Testing fuse configurations in semiconductor devices2011
Stacked memory cell structure and method of forming such a structure2011
Hybrid MRAM array structure and operation2010
Stacked columnar 1T-nMTj MRAM structure and its method of formation and operatio2008
Magnetic tunneling junction antifuse device2008
Stacked columnar 1T-nMTJ MRAM structure and its method of formation and operatio2008