Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sequential scan technique for testing integrated circuits with reduced power, time and/or cost

Sequential scan technique for testing integrated circuits with reduced power, time and/or cost

US Patent 7555687 · Granted Jun 30, 2009

Estimated economic value: $11,860,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory BIST circuit and method2025
Non-volatile memory compression for memory repair2025
At-speed test of functional memory interface logic in devices2025
Distributed mechanism for fine-grained test power control2025
Methods and apparatus to characterize memory2024
Methods and apparatus to identify faults in processors2024
Built-in memory repair with repair code compression2024
Management of multiple memory in-field self-repair options2024
Screening of memory circuits2024
Non-volatile memory compression for memory repair2023
Built-in memory repair with repair code compression2023
Screening of memory circuits2023