Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing power consumption in the early stages of a pipeline sub-ADC used in a time-interleaved ADC

Reducing power consumption in the early stages of a pipeline sub-ADC used in a time-interleaved ADC

US Patent 7551114 · Granted Jun 23, 2009

Estimated economic value: $21,941,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inter-PLL communication in a multi-PLL environment2025
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Preventing reverse-current flow when an integrated circuit operates using power 2024
Generating divided signals from phase-locked loop (PLL) output when reference cl2024
Fast switching of output frequency of a phase locked loop (PLL)2024
Obtaining lock in a phase-locked loop (PLL) upon being out of phase-lock2023
Relocking a phase locked loop upon cycle slips between input and feedback clocks2021
Hitless switching when generating an output clock derived from multiple redundan2019
Reducing errors due to non-linearities caused by a phase frequency detector of a2017
Systems and methods for testing circuitry programmability2017
Power management unit systems and methods2015
Companding M-digital-to-analog converter (DAC) for a pipelined analog-to-digital2015