Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock distribution for specialized processing block in programmable logic device

Clock distribution for specialized processing block in programmable logic device

US Patent 7545196 · Granted Jun 9, 2009

Estimated economic value: $15,452,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for adjusting transmitting power ratio of radio module and associated rad2025
Large-scale accelerator system energy performance optimization2025
Nerve damage preventing and nerve protecting compounds, preparation method there2024
Backlight module with an array of light sources with a corresponding number of r2023
Display device and optical sensing module thereof2023
Thermal management of integrated circuits2023
Clock synthesis for frequency scaling in programmable logic designs2023
Hybrid programmable many-core device with on-chip interconnect2022
Systems and methods for region-based error detection and management in integrate2021
Clock synthesis for frequency scaling in programmable logic designs2021
Thermal management of integrated circuits2021
Programmable device implementing fixed and floating point functionality in a mix2021