Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock synthesis for frequency scaling in programmable logic designs

Clock synthesis for frequency scaling in programmable logic designs

US Patent 11646739 · Granted May 9, 2023

Estimated economic value: $19,706,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Large-scale accelerator system energy performance optimization2025
Thermal management of integrated circuits2023
Hybrid programmable many-core device with on-chip interconnect2022
Systems and methods for region-based error detection and management in integrate2021
Clock synthesis for frequency scaling in programmable logic designs2021
Clock synthesis for frequency scaling in programmable logic designs2021
Thermal management of integrated circuits2021
Method and apparatus for implementing a system-level design tool for design plan2020
Hybrid programmable many-core device with on-chip interconnect2020
Programmable circuit having multiple sectors2019
State visibility and manipulation in integrated circuits2019
Programmable logic device with integrated network-on-chip2019