Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System architectures for and methods of scheduling on-chip and across-chip noise events in an integrated circuit

System architectures for and methods of scheduling on-chip and across-chip noise events in an integrated circuit

US Patent 7545165 · Granted Jun 9, 2009

Estimated economic value: $8,207,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logical clock connection in an integrated circuit design2025
Signal pre-routing in an integrated circuit design2024
Clock mapping in an integrated circuit design2023
Selection of corners and/or margins using statistical static timing analysis of 2020
Impedance sensing circuits for ophthalmic devices2019
Multi-sided variations for creating integrated circuits2019
Multi-sided variations for creating integrated circuits2019
Independently projecting a canonical clock2019
Programmable clock division methodology with in-context frequency checking2019
Multi-sided variations for creating integrated circuits2019
Sensitivity calculation filtering for statistical static timing analysis of an i2019
Voltage and frequency balancing at nominal point2019