Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient on-chip instruction and data caching for chip multiprocessors

Efficient on-chip instruction and data caching for chip multiprocessors

US Patent 7543112 · Granted Jun 2, 2009

Estimated economic value: $13,808,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Re-use of speculative control transfer instruction results from wrong path2025
Re-use of speculative load instruction results from wrong path2024
Managing table accesses for tagged geometric length (TAGE) load value prediction2024
Shared learning table for load value prediction and load address prediction2024
Processing of synchronization barrier instructions2024
Scalable topological summary construction using landmark point selection2024
High fidelity predictions of service ticket escalation2024
High-performance processing in a virtualization environment2023
Early load execution via constant address and stride prediction2023
Generating priorities for support tickets2023
Variable entry transitional ring storage for efficiently accessing graphics stat2022
Scalable topological summary construction using landmark point selection2022