Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit technique to achieve power up tristate on a memory bus

Circuit technique to achieve power up tristate on a memory bus

US Patent 7541835 · Granted Jun 2, 2009

Estimated economic value: $11,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layout parasitics and device parameter prediction using graph neural networks2025
Fast triggering electrostatic discharge protection2023
On-die techniques for asynchnorously comparing voltages2023
Acid secretion inhibitor and use thereof2023
Phenyl propionic acid derivatives and uses thereof2023
Layout parasitics and device parameter prediction using graph neural networks2023
On-die techniques for converting currents to frequencies2023
Phthalazinone derivatives and manufacturing process thereof2022
Phenyl propionic acid derivatives and uses thereof2022
Method for processing user input and electronic device thereof2019
Virtual access of input/output (I/O) for test via an on-chip star network2019
Phtalazinone derivatives and manufacturing process thereof2017